Design Summary

This project involves a VHDL-based electronic lock system designed for the Altera DE1 SoC board. It utilizes a finite state machine (FSM) to handle security logic and user input sequences.

• Tools: VHDL, Quartus Prime, DE1 Board.
• Status: Optimization Phase.